This application notes presents about Power management for processor core voltage requirements. The theory about digital signal processor power requirements is described in detail inside TMS320TCI648x digital signal processor power requirements. The main topic of this application notes is TMS320TCI648x digital signal processor power requirements. The main topic contains Voltage tolerances, noise and transients, Second generation PTH series (T2) power modules, the requirements of the TMS320TCI648x DSP. The primary benefits of this products is explained in detail inside Second generation PTH series (T2) power modules section.

Download/view the application note.

This application note explains about Calibration in touch-screen systems. The issue about Calibration in touch-screen systems is presented inside the introduction. The main topic of this application notes is divided into 6 section : Introduction, Touch-coordinate errors, Mathematical expression, Calibration methods, Calibration algorithms, and Algorithm implementation.

The section Touch-coordinate errors explains about a measurement of the X and Y coordinates, the Touch-coordinate errors, and Electrical noise. The Mathematical expression and Calibration of the touch screen translates the coordinates are explained in the section Mathematical expression. Calibration methods presents Three-point calibration and Five-point calibration explaination. Calibration algorithms section explain about Cramer’s rule, Three-point calibration algorithm and n-point calibration algorithm. How to implement the preceding calibration algorithms is explained is section Algorithm implementation.

Download/view the application note.

This application note talks about the Introduction to phase-locked loop system modeling. The issue about linear PLL model is presented after introduction. The main topic of this application note is divided into 5 section : Introduction, A linear PLL model in the continuous-time domain (S-domain), Modeling of digital PLL (DPLL) in the discrete time domain (Z-domain), Stability and steady-state error study of the DPLL system, and A design example.

The section A linear PLL model in the continuous-time domain (S-domain) contains the explaination of A linear model of the PLL in S-domain, Phase detector, Loop filter, VCO—voltage-controlled oscillator. The detail about A linear model of PLL in discrete time domain, Mapping the poles of a second-order system from S-domain to Z-domain, and Implementation of a second-order DPLL are presented in section Modeling of digital PLL (DPLL) in the discretetime domain (Z-domain). section Stability and steady-state error study of the DPLL system describes about Stability of the DPLL system, Steady-state error analysis of the DPLL, Phase error analysis, and Frequency error analysis. The explaination about Design requirements is described in section A design example.

Download/view the application note.

This is circuit of  DTL-TTL controlled buffered analog Switch. Due to its low lowleakage and 25ohm rOn, this circuit uses 2N4860 JFET. As a voltage buffer, this circuit uses LM 102. Here is the circuit :

A dual trace oscilloscope chopper can adapt this circuit. Adequate  switch drive controlled DTL-TTL logic levels are generated by the DM7800 monolithic I.C. [Source: National Semiconductor Application Note]