<?xml version="1.0" encoding="UTF-8"?>
<rss version="2.0"
	xmlns:content="http://purl.org/rss/1.0/modules/content/"
	xmlns:wfw="http://wellformedweb.org/CommentAPI/"
	xmlns:dc="http://purl.org/dc/elements/1.1/"
	xmlns:atom="http://www.w3.org/2005/Atom"
	xmlns:sy="http://purl.org/rss/1.0/modules/syndication/"
	>

<channel>
	<title>VIDISONIC</title>
	<atom:link href="http://www.vidisonic.com/feed/" rel="self" type="application/rss+xml" />
	<link>http://www.vidisonic.com</link>
	<description>Hardware &#38; Software Design Resources</description>
	<pubDate>Wed, 10 Mar 2010 06:11:19 +0000</pubDate>
	<generator>http://wordpress.org/?v=2.7.1</generator>
	<language>en</language>
	<sy:updatePeriod>hourly</sy:updatePeriod>
	<sy:updateFrequency>1</sy:updateFrequency>
			<item>
		<title>Power Management for Processor Core Voltage Requirements</title>
		<link>http://www.vidisonic.com/2010/03/10/power-management-for-processor-core-voltage-requirements/</link>
		<comments>http://www.vidisonic.com/2010/03/10/power-management-for-processor-core-voltage-requirements/#comments</comments>
		<pubDate>Wed, 10 Mar 2010 06:11:19 +0000</pubDate>
		<dc:creator>Rend</dc:creator>
		
		<category><![CDATA[Hardware]]></category>

		<category><![CDATA[Power Management]]></category>

		<guid isPermaLink="false">http://www.vidisonic.com/?p=153</guid>
		<description><![CDATA[This application notes presents about Power management for processor core voltage requirements. The theory about digital signal processor power requirements is described in detail inside TMS320TCI648x digital signal processor power requirements. The main topic of this application notes is TMS320TCI648x digital signal processor power requirements. The main topic contains Voltage tolerances, noise and transients, Second [...]]]></description>
		<wfw:commentRss>http://www.vidisonic.com/2010/03/10/power-management-for-processor-core-voltage-requirements/feed/</wfw:commentRss>
		</item>
		<item>
		<title>Calibration in Touch-Screen Systems</title>
		<link>http://www.vidisonic.com/2010/03/10/calibration-in-touch-screen-systems/</link>
		<comments>http://www.vidisonic.com/2010/03/10/calibration-in-touch-screen-systems/#comments</comments>
		<pubDate>Wed, 10 Mar 2010 05:35:49 +0000</pubDate>
		<dc:creator>Rend</dc:creator>
		
		<category><![CDATA[Hardware]]></category>

		<category><![CDATA[Touch Screen]]></category>

		<guid isPermaLink="false">http://www.vidisonic.com/?p=158</guid>
		<description><![CDATA[This application note explains about Calibration in touch-screen systems. The issue about Calibration in touch-screen systems is presented inside the introduction. The main topic of this application notes is divided into 6 section : Introduction, Touch-coordinate errors, Mathematical expression, Calibration methods, Calibration algorithms, and Algorithm implementation.

The section Touch-coordinate errors explains about a measurement of the [...]]]></description>
		<wfw:commentRss>http://www.vidisonic.com/2010/03/10/calibration-in-touch-screen-systems/feed/</wfw:commentRss>
		</item>
		<item>
		<title>Driving 10 Series LEDs with TPS61160/1</title>
		<link>http://www.vidisonic.com/2010/03/10/driving-10-series-leds-with-tps611601/</link>
		<comments>http://www.vidisonic.com/2010/03/10/driving-10-series-leds-with-tps611601/#comments</comments>
		<pubDate>Wed, 10 Mar 2010 05:18:04 +0000</pubDate>
		<dc:creator>Rust</dc:creator>
		
		<category><![CDATA[Hardware]]></category>

		<category><![CDATA[LED]]></category>

		<guid isPermaLink="false">http://www.vidisonic.com/?p=160</guid>
		<description><![CDATA[TPS61160/1 with 40-V rated integrated switch FET is a boost converter that drives up to 10 LEDs in series. The boost converter is used to reduce output ripple, improve conversion efficiency, and allows for the use of small external components. The default white LED current is set with the external sensor resistor Rset, and the [...]]]></description>
		<wfw:commentRss>http://www.vidisonic.com/2010/03/10/driving-10-series-leds-with-tps611601/feed/</wfw:commentRss>
		</item>
		<item>
		<title>Introduction to Phase-Locked Loop System Modeling</title>
		<link>http://www.vidisonic.com/2010/03/10/introduction-to-phase-locked-loop-system-modeling/</link>
		<comments>http://www.vidisonic.com/2010/03/10/introduction-to-phase-locked-loop-system-modeling/#comments</comments>
		<pubDate>Wed, 10 Mar 2010 05:04:41 +0000</pubDate>
		<dc:creator>Rend</dc:creator>
		
		<category><![CDATA[Hardware]]></category>

		<category><![CDATA[Phase-Locked Loop]]></category>

		<guid isPermaLink="false">http://www.vidisonic.com/?p=145</guid>
		<description><![CDATA[This application note talks about the Introduction to phase-locked loop system modeling. The issue about linear PLL model is presented after introduction. The main topic of this application note is divided into 5 section : Introduction, A linear PLL model in the continuous-time domain (S-domain), Modeling of digital PLL (DPLL) in the discrete time domain [...]]]></description>
		<wfw:commentRss>http://www.vidisonic.com/2010/03/10/introduction-to-phase-locked-loop-system-modeling/feed/</wfw:commentRss>
		</item>
		<item>
		<title>High Toggle Rate High Frequency Analog Switch</title>
		<link>http://www.vidisonic.com/2010/03/03/high-toggle-rate-high-frequency-analog-switch/</link>
		<comments>http://www.vidisonic.com/2010/03/03/high-toggle-rate-high-frequency-analog-switch/#comments</comments>
		<pubDate>Wed, 03 Mar 2010 21:17:24 +0000</pubDate>
		<dc:creator>Rust</dc:creator>
		
		<category><![CDATA[Hardware]]></category>

		<category><![CDATA[Switch]]></category>

		<guid isPermaLink="false">http://www.vidisonic.com/?p=133</guid>
		<description><![CDATA[Low impedance gate drive to the 2N3970 analog switch for both on and off drive conditions is provided by this commutator. By producing a low ac impedance for off drive and high ac impedance for on drive to the 2N3970, this commutator circuit can close enough to the ideal gate drive conditions for high frequency [...]]]></description>
		<wfw:commentRss>http://www.vidisonic.com/2010/03/03/high-toggle-rate-high-frequency-analog-switch/feed/</wfw:commentRss>
		</item>
		<item>
		<title>DTL-TTL Controlled Buffered Analog Switch</title>
		<link>http://www.vidisonic.com/2010/03/03/dtl-ttl-controlled-buffered-analog-switch/</link>
		<comments>http://www.vidisonic.com/2010/03/03/dtl-ttl-controlled-buffered-analog-switch/#comments</comments>
		<pubDate>Wed, 03 Mar 2010 21:13:31 +0000</pubDate>
		<dc:creator>Rend</dc:creator>
		
		<category><![CDATA[Hardware]]></category>

		<category><![CDATA[Switch]]></category>

		<guid isPermaLink="false">http://www.vidisonic.com/?p=137</guid>
		<description><![CDATA[This is circuit of  DTL-TTL controlled buffered analog Switch. Due to its low lowleakage and 25ohm rOn, this circuit uses 2N4860 JFET. As a voltage buffer, this circuit uses LM 102. Here is the circuit :


A dual trace oscilloscope chopper can adapt this circuit. Adequate  switch drive controlled DTL-TTL logic levels are generated by the [...]]]></description>
		<wfw:commentRss>http://www.vidisonic.com/2010/03/03/dtl-ttl-controlled-buffered-analog-switch/feed/</wfw:commentRss>
		</item>
		<item>
		<title>Aspects of Data Acquisition System Design</title>
		<link>http://www.vidisonic.com/2010/02/25/aspects-of-data-acquisition-system-design/</link>
		<comments>http://www.vidisonic.com/2010/02/25/aspects-of-data-acquisition-system-design/#comments</comments>
		<pubDate>Thu, 25 Feb 2010 17:12:09 +0000</pubDate>
		<dc:creator>Rend</dc:creator>
		
		<category><![CDATA[Hardware]]></category>

		<category><![CDATA[DAQ]]></category>

		<guid isPermaLink="false">http://www.vidisonic.com/?p=99</guid>
		<description><![CDATA[This application note explains about aspects of data acquisition system design. The main topic is divided into 7 section :

 Signal processing challenges
 Common ADC architectures
 System requirements
 Selecting the data converter
 Interfacing the data converter
 Signal conditioning op amp selection
 Issues of board layout


The challenges of signal processing is presented in signal processing challenges [...]]]></description>
		<wfw:commentRss>http://www.vidisonic.com/2010/02/25/aspects-of-data-acquisition-system-design/feed/</wfw:commentRss>
		</item>
		<item>
		<title>Serial A-to-D converters to DSPs Interfacing Methods</title>
		<link>http://www.vidisonic.com/2010/02/25/serial-a-to-d-converters-to-dsps-interfacing-methods/</link>
		<comments>http://www.vidisonic.com/2010/02/25/serial-a-to-d-converters-to-dsps-interfacing-methods/#comments</comments>
		<pubDate>Thu, 25 Feb 2010 17:11:13 +0000</pubDate>
		<dc:creator>Rend</dc:creator>
		
		<category><![CDATA[Hardware]]></category>

		<category><![CDATA[ADC]]></category>

		<guid isPermaLink="false">http://www.vidisonic.com/?p=98</guid>
		<description><![CDATA[This analog applications journal presents about a methodology of interfacing serial A-to-D converters to DSPs. The theory about serial analog-to digital converters, standard serial interface, serial port general operation are presented in detail after introduction. The main topic is divided into 9 sections :

 Introduction
 Serial analog-to-digital converters
 Standard serial interface
 Serial port general operation
 [...]]]></description>
		<wfw:commentRss>http://www.vidisonic.com/2010/02/25/serial-a-to-d-converters-to-dsps-interfacing-methods/feed/</wfw:commentRss>
		</item>
		<item>
		<title>High-Speed Graphics Sampling Technique with Lower-Speed A/D Converters</title>
		<link>http://www.vidisonic.com/2010/02/25/high-speed-graphics-sampling-technique-with-lower-speed-ad-converters/</link>
		<comments>http://www.vidisonic.com/2010/02/25/high-speed-graphics-sampling-technique-with-lower-speed-ad-converters/#comments</comments>
		<pubDate>Thu, 25 Feb 2010 17:03:09 +0000</pubDate>
		<dc:creator>Rend</dc:creator>
		
		<category><![CDATA[Hardware]]></category>

		<category><![CDATA[ADC]]></category>

		<guid isPermaLink="false">http://www.vidisonic.com/?p=107</guid>
		<description><![CDATA[This analog application journal describes about Techniques for sampling high-speed graphics with lower-speed A/D converters.  The main topic of this journal is divide into 7 sections :

Sample rates
 Analog front-end architecture
 Advantages and disadvantages
 Parallel ADCs
 Autocalibration
 Design example
 Summary




The explanation of the sample rate is presented in section sample rates. The architecture of Analog [...]]]></description>
		<wfw:commentRss>http://www.vidisonic.com/2010/02/25/high-speed-graphics-sampling-technique-with-lower-speed-ad-converters/feed/</wfw:commentRss>
		</item>
		<item>
		<title>Precision Voltage References</title>
		<link>http://www.vidisonic.com/2010/02/25/precision-voltage-references/</link>
		<comments>http://www.vidisonic.com/2010/02/25/precision-voltage-references/#comments</comments>
		<pubDate>Thu, 25 Feb 2010 16:54:17 +0000</pubDate>
		<dc:creator>Rend</dc:creator>
		
		<category><![CDATA[Hardware]]></category>

		<category><![CDATA[Voltage Reference]]></category>

		<guid isPermaLink="false">http://www.vidisonic.com/?p=96</guid>
		<description><![CDATA[This application note describes about the precision voltage references. The main topic of this application note is divided into 7 sections :


 Introduction
 The design origins
 Band-gap reference
 Zener reference
 XFET reference
 Explanation of the parameters
 Conclusion



The design of this application is presented in the design origins section. Band-gap reference, Zener reference, and XFET reference [...]]]></description>
		<wfw:commentRss>http://www.vidisonic.com/2010/02/25/precision-voltage-references/feed/</wfw:commentRss>
		</item>
	</channel>
</rss>
